

New Roadmap For Micro- And Nanoelectronics: Where the Semiconductor industry is headed over the next 5, 10, 20 years?



Victor Zhirnov Chief Scientist Victor.Zhirnov@src.org Victor Zhirnov Semiconductor Research Corporation

The 18th U.S.-Korea Forum on Nanotechnology: Sensors Related to Human Cognition and Sustainability in Semiconductor Manufacturing

Outline


- Information is the Social-Economic Growth Engine of civilization
- Strategic Planning in Semiconductor Industry
 - International Technology Roadmap for Semiconductors (ITRS)
 - Decadal Plan for Semiconductors
 - Microelectronics and Advanced Packaging Technology Roadmap (MAPT)
- Semiconductor Needs after 2030 and the next microelelectronic revolution



Information along with Energy has been the Social-Economic Growth Engine of civilization since its very beginning

2023: ~10²⁴ bit

10¹⁴ (100 trillion) bit per capita



2020–2022 global chip shortage

"

This is not a bubble. This is the oil crisis of 1973, but with chips

Peter Wennink - Topman ASML




What Caused the Global Chip Shortage? *'Simple' Reasons*

- Pandemic
 - Government-mandated lock-downs forced several fabs to shut down temporarily
 - Automakers decided to cancel chip orders during IQ20 and 2Q20 because of pessimistic demand prospects due to COVID-19
- Extreme Weather in Texas
 - In February 2021, Samsung, NXP and Infineon had to temporarily suspend plant operations for several weeks due to power failures in Austin, Texas, caused by major snowstorms, resulting in lost production



Main OBJECTIVE reason: accelerating demand for ICT resources



Poor strategic planning was one cause of global chip shortage

- Semiconductor manufacturing has one of the highest R&D expenditures.
- Long manufacturing times. One chip has 1500 steps with hundreds of variables (about 20 weeks from start to finish)
- Workforce!!!
- Transnationality
 - materials/supplies are spread across many countriesStrong vendor lock-in
 - No of-the-shelf equipment on-demand




Strategic Planning in Semiconductor Industry



International Technology Roadmap for Semiconductors (ITRS)

- The MASTER PLAN of Semiconductor Industry.
 - A very detailed industrial perspective on the future requirements for microectronic technologies
 - Origin: SRC 10-y research goals
- Was built on worldwide consensus of leading industrial, government, and academic technologists
- Provided guidance for the semiconductor industry
 - Manufacturing
 - Design
 - Materials and equipment suppliers
- Engaged academic research worldwide
- Was active for more than 20 y

The Copper Revolution



interconnects in commercial products










Estimate of IBM's ROI from SRC's Interconnect program

- Program start 1989
- Ist Commercialization 1998 (IBM's PowerPC750 chip)
- Total SRC's investment in interconnects: ~\$20M (1989-1998)
- Total contribution per member :~\$1.3M (1989-1998)
- IBM's revenues from PowerPC750 through Sept.2000: ~\$600M
- **IBMs "ROI"** ~ 460:1









Decadal Plan for Semiconductors FULL REPORT



https://www.src.org/about/decadal-plan/

Five "Seismic Shift" Research Priorities






By design, the Decadal Plan focuses on WHAT to accomplish, not HOW to accomplish it.

Microelectronics and Advanced Packaging Technologies (MAPT) Roadmap

https://srcmapt.org/



The Industrial Roadmap



Needs and Drivers

Needs: Decadal Plan for Semiconductor

Drivers: MAPT Roadmap


- Artificial Intelligence, HPC

Automotive,

- Mobile, biomedical, & security




Sustainability and Energy Efficiency





ICT Energy (computation) in 2021







BUSINESS

Amid explosive demand, America is running out of power

Al and the boom in clean-tech manufacturing are pushing America's power grid to the brink. Utilities can't keep up.




By Evan Halper

March 7, 2024 at 6:05 a.m. EST




DRAM consumption in AI

Source: Matthias Müller Intel Labs – Munich, Germany





ICT Energy (computation)





MAPT Highlights: Sustainability and Energy Efficiency

 $\frac{\text{Need:}}{\text{efficiency over the next 2 decades (per Decadal Plan)}}$



Opportunity: Advanced Packaging supports tighter integration of xPU+memory+photonic interconnects & I/Os



Opportunity: Analog Renaissance in Data Processing at the Edge



2022 data: 5.3B cell phones were thrown away. Overall, ~ 60M tons of e-waste was disposed and less than 20% was recycled

4 DfS=De


DfS=Design for Sustainability!



Chapter 2: Sustainability and Energy Efficiency




Continue developing new and beneficial technologies, while simultaneously ensuring environmental considerations are an integral part of the product lifecycle to help decrease the overall environmental impact of microelectronics.



Need: 1000x Power Reduction (at least)!

- Achieving significant energy efficiency requires
 - 3D chips
 - Use of chiplets and HBM in AI/ML, graphics, HPC, and communication
 - Memory and processing integration to meet high-bandwidth and low-latency demands
 - Photonics I/O




- All of the above requires Advanced Packaging
 - Advanced Packaging is New King!

Advanced Packaging, along with 2.5D/3D heterogeneous integration, will be the key enabler of the next microelectronic revolution. In fact, advanced packaging+3D is becoming the equivalent of transistor of the Moore's Law and ITRS era.



Enablement Components to System I: Analog Renaissance in Data Processing at the Edge



- Pre-processing data at the edge for efficient data handling

An example of 'Analog Goal' for 2030:

• UltraCompressed Sensing (UCS), e.g.

• Analog-to-Information converters with practical compression ratio of 10⁵:1

Typical MPEG-4 lossy compression video: 100:1



Compression ratio: 100,000:1

Raw bits

8.75 Mbps

Conscious bits

100 bps

Needs and Drivers

Needs: Decadal Plan for Semiconductor


Drivers: MAPT Roadmap

- Artificial Intelligence, HPC
- Automotive,
- Mobile, biomedical, & security



Gedanken 'In Silico' System


- **Nanomorphic Cell:** A model system, designed to analyze the physical scaling limits of electronic systems,
- Postulated to be confined within a $10\mu m \times 10\mu m \times 10\mu m$ cube.
- An atomic-level integrated, self-sustaining microsystem with six primary components: <u>computation, communication, energy</u> <u>supply</u>, <u>sensing</u>, and <u>actuation</u>.



Benchmark: Living cell In carbo system

"Microsystems for Bioelectronics: The Nanomorphic Cell", by Victor V. Zhirnov and Ralph K. Cavin (*Elsevier*, 2010)

Miniaturization: Design Trade-offs and Fundamental Physical Limits



Directly link nanoelectronics sensors and processors to biological systems in such a way as to comprehend and leverage bioinformation processing systems to provide new bio/nano-electronic medical protocols to enhance human health.



ScienceAdvances

Current Issue First release papers Archive About 🗸

HOME > SCIENCE ADVANCES > VOL. 7, NO. 19 > APPLICATION OF A SUB-0.1-MM³ IMPLANTABLE MOTE FOR IN VIVO REAL-TIME WIRELESS TEMPERATURE...

B RESEARCH ARTICLE APPLIED SCIENCES AND ENGINEERING

f X in of % 🛇 🖾

Application of a sub-0.1-mm³ implantable mote for in vivo real-time wireless temperature sensing

CHEN SHI (D, VICTORIA ANDINO-PAVLOVSKY (D, STEPHEN A. LEE (D, TIAGO COSTA (D, JEFFREY ELLOIAN (D, ELISA E. KONOFAGOU (D, AND KENNETH L. SHEPARD

```
SCIENCE ADVANCES · 7 May 2021 · Vol 7, Issue 19 · DOI: 10.1126/sciadv.abf6312
```

MAPT Roadmap

- Biological use cases have stringent packaging requirements
 - Miniaturization, especially for systems that require small form factor to unlock new use cases, like biological sensors
 - Integration and packaging for continuous exposure of liquids or biological samples to sensor in integrated package



The Stage is Set for an Industrial Renaissance...SRC's Call to Action!

- The current hardware paradigm must shift to create the desired value with heterogeneity from 3D microelectronic and advanced packaging technologies (MAPT) as the key driver.
- To stay at the leading edge of hardware innovation, we must invest in early-stage ideas and tech maturation, exploring key options through a **fast-fail and tech-transfer mindset**.
- We must be committed to workforce development and broadening participation. There is a bright future for semiconductors, but **we must change our narrative** to win over the hearts and minds of next gen innovators.

The greatest risk is not investing in semiconductor <u>technology and people</u> for <u>our</u> collective future

Acknowledgement: All contributors to the MAPT Roadmap

300 participants 112 organizations

